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ABSTRACT
This paper presents a simulator for the statistical analysis of
MOS integrated circuits aﬀected by mismatch eﬀect. The tool
is based on a rigorous formulation of circuit equations including
random current sources to take into account technological toler-
ances. The simulator requires a simulation time of several orders
of magnitude lower than that required by Montecarlo analysis,
while ensuring a good accuracy.
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1. INTRODUCTION
Technological tolerance eﬀects are becoming a limiting
factor in the production of high performance MOS ICs as
device sizes continues to scale well below the micron. In
particular device mismatch, that is the eﬀect that causes a
dependence of correlation among parameters of identical de-
vices on their mutual distances, is responsible for the perfor-
mance degradation of circuits requiring an accurate device
matching to work properly [2,6,12]. Well-known examples of
such circuits are digital-to-analog and analog-to-digital con-
verters, as well as phase-locked-loops, mixers, VCOs, band-
gap references, sense-ampliﬁers and so on.
Although mismatch eﬀect has been thoroughly studied
and several models have been suggested by many authors
[4, 5, 7, 10], at present statistical simulation, i.e. simula-
tion predicting the statistical behavior of a circuit, is not
currently employed in the design ﬂow of MOS ICs. So far
Montecarlo analysis is the only available approach for sta-
tistical analysis of circuits aﬀected by technological toler-
ances. However, due to the very expensive simulation time
required, this method is viable just for very simple, but not
actual, circuits.
In this paper we present the tool SiSMA (Simulator for
Statistical Mismatch Analysis) for statistical simulation of
MOS ICs using a non-Montecarlo approach. The tool has
been developed starting from the Modiﬁed Nodal Analy-
sis (MNA) and including random current sources to take
into account technological tolerances, thus giving rise to a
Stochastic Modiﬁed Nodal Analysis (SMNA) in which a cir-
cuit is described by a set of stochastic diﬀerential equations.
Equations of such a kind cannot be treated as ordinary
diﬀerential equations using well-known diﬀerential calculus,
thus an ad-hoc method has to be developed. In the paper
an approach based on the linearization is suggested to solve
the equations resulting from the SMNA.
Some simulation examples show the ability of SiSMA to
accurately predict statistical behavior of circuits aﬀected by
mismatch with a simulation time of several order of magni-
tude lower than that required by Montecarlo analysis.
2. STOCHASTIC MODEL OF THE CURRENT
IN A MOS TRANSISTOR
We assume that tolerance eﬀects could be modeled in a
MOS transistor as an error source η coupled in parallel with
the nominal current ID, so that the total drain current iD
is given by
iD = ID + η . (1)
The non-random term represents the usual drain current,
while the term η gives raise to some random ﬂuctuations
around ID depending on the device position in the wafer
and on the region of operation of the device as well as on
its dimensions W and L.
On the basis of such considerations the following simple
model can be assumed
η = I
β
Dg (W,L)γ (x,y) (2)
where the term I
β
D takes into account the operating region
(being β a ﬁtting parameter to be estimated from experi-
mental data), g (W,L) takes into account the dependence on
dimensions, and γ (x,y) summarizes all the sources of error
depending on device position in the die. Therefore γ (x,y)
can be considered as a spatial stochastic process, while η is
a stochastic process not only dependent on the coordinates
(x,y) but also on bias and device sizes [1].
Referring to a circuit with N devices placed at diﬀerent
positions in the die, N sources ηi, i = 1,··· ,N of error
result, thus the ij element of the autocorrelation matrix
Rηη for these random sources is given by
[Rηη]ij = E {ηiηj}
= I
β
DiI
β
Djg (Wi,Li)g (Wj,Lj)Rγγ (xi,yi,xj,yj) .
(3)
Let us assume γ (x,y) is a stationary process with zero mean
value. In this case E {γ (x,y)} = 0, Rγγ (xi,yi,xj,yj) =
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 2002 IEEE 490Rγγ (xi − xj,yi − yj) and the covariance matrix Cγγ of the
process γ (xi,yi) coincides with the autocorrelation matrix
Rγγ [9].
By deﬁning the matrix Λ as
[Λ]ij =

I
β
Dig (Wi,Li) i = j
0 i 6= j
, i,j = 1,··· ,N, (4)
and noting that iD (x,y) and η (x,y) are two stochastic pro-
cesses with ID and zero mean value respectively, we have
CiDiD = Cηη = Λ · Rγγ · Λ . (5)
This relationship is of central importance since it relates
the covariance of the current to the covariance of the source
of error. An usual choice for Rγγ is the Gaussian func-
tion, namely for a stationary process Rγγ (xi,xj,yi,yj) = aγ
·exp
h
−

K2
x (xi − xj)
2 + K2
y(yi − yj)
2
i
. Thus the auto-
correlation function of the stochastic process η assumes the
form
Rηη (τx,τy) = Kη exp

−
 
K2
x τ2
x + K2
y τ2
y

(6)
where Kx and Ky are ﬁtting parameters, τx = xi − xj,
τy = yi − yj are distances between a pair of devices Mi
and Mj along the x- and y-axes, respectively, and Kη is a
function of device currents IDi, IDj and sizes Wi, Li, Wj,
Lj given by
Kη = I
β
DiI
β
Dj

1 +
kg √
WiLi
 
1 +
kg p
WjLj
!
aγ (7)
where kg and aγ are additional ﬁtting parameters. The
model in (6)–(7) relates the covariance function of error
sources η to bias conditions, device dimensions, and posi-
tions on the die and depends on the parameters β, kg, aγ,
Kx, and Ky which have to be estimated from measurements.
The actual behavior of Rγγ cannot be directly derived
from measurements, as the sources of error η are not ob-
servable. Instead, by denoting by Λ−1 the inverse of matrix
Λ, (5) can be solved for Cγγ
Cγγ = Λ−1 · CiDiD · Λ−1 (8)
allowing to derive Cγγ from CiDiD. Thus a procedure to
ﬁt the covariance function model to measured data can be
used, as it has been exhaustively described in [1].
3. THE STOCHASTIC MODIFIED NODAL
ANALYSIS (SMNA)
Modiﬁed Nodal Analysis (MNA) is a method for the for-
mulation of nonlinear circuit equations, that is adopted by
currently used circuit simulators since it ensures a suﬃcient
generality for large classes of circuits [3]. Here we wish to
derive a MNA including random eﬀects due to technologi-
cal tolerances of some devices, with particular attention to
MOS transistors.
Every branch of a network N can be classiﬁed as a current-
deﬁned or voltage-deﬁned branch, so that the current-branch
and voltage-branch vectors can be written as
ˆ i =
 ˆ iI
ˆ iV

, ˆ v =

ˆ vI
ˆ vV

, (9)
Jk ηk ˆ vk
ˆ ik ik
˜ gk

ˆ v,ˆ i,
dˆ v
dt

Figure 1: Current-deﬁned circuit branch (general
scheme).
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
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Figure 2: Current-deﬁned circuit branch.
where the lower indices I, V are related to current-deﬁned
and voltage-deﬁned branches respectively.
3.1 Current-deﬁned branches
A branch is current-deﬁned if the branch current ik is the
sum of currents forced by either independent or dependent
current sources.
The general scheme of a current-deﬁned branch, shown in
Fig. 1, is made up of
• an independent current source Jk;
• a current source ˜ gk

ˆ v,ˆ i,dˆ v/dt

;
• a random source ηk = I
β
Dkg (Wk,Lk)γk (x,y) associ-
ated with the drain current in a MOS transistor and
dependent on technological tolerances.
The noise term ηk shows a dependence on branch voltages
and currents, so it is capable of modeling technological tol-
erances of non-linear resistors as well as transistors and in
particular, being a function of the coordinates, it is able to
take into account a dependence on the position in the die
thus predicting mismatch eﬀects. By assuming the current
source ˜ gk is the sum of three components dependent on ˆ v,
ˆ i and dˆ v/dt respectively (the third term is assumed to be
linearly dependent on dˆ v/dt without any restriction on cur-
rently used circuits), and the currentˆ i is the current ﬂowing
into voltage-deﬁned branches, the scheme of Fig. 2 results.
These assumptions are in agreement with those adopted in
the currently used simulators and suﬃce for a large variety
of circuits.
Under these assumptions, the current vector ˆ iI can be
written in matrix form as
ˆ iI
∆ = −J + G(ˆ v) + α(ˆ iV ) + C(ˆ v) ·
dˆ vI
dt
+ F(ˆ v) · η , (10)
where η is a random vector accounting for device tolerances.
3.2 Voltage-deﬁned branches
A branch is voltage-deﬁned if the branch voltage ˆ vk is the
sum of voltages forced by either independent or dependent
voltage sources, as depicted in the general scheme shown in
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Figure 3: Voltage-deﬁned circuit branch (general
scheme).
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Figure 4: Voltage-deﬁned circuit branch.
Fig. 3. In this case no random sources have been considered
since the most signiﬁcative sources of tolerances in a MOS
IC are well modeled by (2).
As above, referring to Fig. 4, we can assume ˆ vk is the
sum of four components: an independent voltage source
−Ek, a current-controlled voltage source rk(ˆ iV ), a voltage-
controlled voltage source µk(ˆ v), and an inductive voltage
proportional to dˆ iV /dt. Thus, the voltage vector ˆ vV can be
written in matrix form as
ˆ vV = −E + R(ˆ iV ) + µ(ˆ v) + L(ˆ iV ) ·
dˆ iV
dt
. (11)
3.3 Formulation of the circuit equations
The KCL applied to the network N is given by
A ·ˆ i = AI ·ˆ iI + AV ·ˆ iV = 0 (12)
where A = [AI AV ] is the n × b reduced incidence matrix.
Combining (10) and (12) we obtain
AI ·

−J + G(ˆ v) + α(ˆ iV ) + C(ˆ v) ·
dˆ vI
dt
+ F(ˆ v) · η

+AV ·ˆ iV = 0.
(13)
By deﬁning matrices B = [0 I] and D = [I 0] in such a way
that the components of the voltage vector can be written as
ˆ vI = D · ˆ v , (14)
ˆ vV = B · ˆ v , (15)
(13) and (11) become
AI ·

−J + G(ˆ v) + α(ˆ iV ) + C(ˆ v) · D ·
dˆ v
dt

+AV ·ˆ iV + AI · F(ˆ v) · η = 0,
(16)
B · ˆ v + E − R(ˆ iV ) − µ(ˆ v) − L(ˆ iV ) ·
dˆ iV
dt
= 0, (17)
or, in a compact form
F ( ˙ p,p,t) + G (p,t) · η = 0 (18)
where
p =

ˆ v
ˆ iV

(19)
is the vector of unknowns.
Equation (18) represents a system of non-linear stochastic
diﬀerential equations which reduces to the MNA equations
when the random sources η are set to 0. Equations such as
(18) cannot be treated as ordinary diﬀerential equations us-
ing well-known diﬀerential calculus, because of the random
term G (p,t) · η which models tolerance eﬀects. In particu-
lar, although the theory of stochastic diﬀerential equations
is well established, to our knowledge no numerical methods
exist to solve (18).
It is worth to notice that the main diﬃcult in solving (18)
is related to the non-linearity which implies that the general
solution is given by
p(t) = h(t,η) (20)
where h is a non-linear function of η. Thus in order to
treat the problem of solving (18) numerically, we assume
that the magnitude of the random term η is much smaller
when compared to the magnitude of the signal p, so that a
ﬁrst order linearized stochastic equation can be derived.
4. LINEARIZATION OF STOCHASTIC
DIFFERENTIAL EQUATIONS
Let us assume that both the currents and voltages at each
instant time t are given by the superimposition of a deter-
ministic term, the expected value, and a zero-mean random
variable, that is,
ˆ v = hˆ vi + ν , (21)
ˆ i = hˆ ii + ψ , (22)
where, for simplicity, h·i stands for the expectation E {·}.
Let us assume that the independent sources have not a ran-
dom component, so
E = hEi , (23)
J = hJi . (24)
We assume that the magnitude of the random terms ν and
ψ are much smaller when compared with the magnitude of
the signals ˆ v and ˆ i. With this hypothesis, (16) and (17) can
be approximated by ﬁrst-order Taylor’s expansion around
mean values hˆ vi and hˆ ii, giving rise to a system of linear
equations. The deterministic and the random components
can be singled out from the resulting equations giving
−AI · J + AI · G
 
AT · hvni

+ AI · α(hˆ iV i)
+AI · C
 
AT · hvni

· D · AT · h˙ vni + AV · hˆ iV i = 0,
(25)
B · AT hvni + E − R(hˆ iV i) − µ
 
AT · hvni

−L(hˆ iV i) · h˙ ˆ iV i = 0,
(26)
492for the deterministic component, and
AI · G
0  
AT · hvni

· AT · νn + AI · α0(hˆ iV i) · ψV
+AI · C
 
AT · hvni

· D · AT · ˙ νn
+AV · ψV + AI · F
 
AT · hvni

· η = 0,
(27)
B · AT · νn − R0(hˆ iV i) · ψV
−µ0  
AT · hvni

· AT · νn − L(hˆ iV i) · ˙ ψV = 0,
(28)
for the random component, where vn = hvni + νn is the
“node-to-datum voltage vector” so that ˆ v = AT·vn by KVL,
and indicating with 0 and ˙ the derivatives of a vector with
respect to its argument and to the time, respectively.
As (25) and (26) represent the usual nonlinear diﬀerential
equations obtained by MNA whose solution gives the deter-
ministic component of vector p, this problem is solved by
conventional simulators at device level.
Equations (27) and (28) represent a linear system of sto-
chastic diﬀerential equations which can be put in the matrix
form as
˜ A(t) · ˙ Γ + ˜ B(t) · Γ + ˜ F(t) · η = 0 (29)
where
˜ A(t) =

AI · C · D · AT 0
0 −L

, ˜ F(t) =

AI · F
0

˜ B(t) =

AI · G0 · AT AI · α0 + AV
[B − µ0 ] · AT −R0

, Γ =

νn
ψV

(30)
with initial condition
Γ(t0) = Γ0. (31)
As usually done in circuit simulation we distinguish DC and
transient analysis, being AC solution a particular case of
transient analysis.
4.1 DC Analysis
In this case it results ˙ Γ = 0 and the matrices ˜ B and ˜ F do
not depend on time t, thus (29) becomes
˜ Bdc · Γdc + ˜ Fdc · η = 0 (32)
where ˜ Bdc and ˜ Fdc are functions of the deterministic DC
solution. Assuming that a solution of (32) exists for every
realization of the process η, implies that the matrix ˜ Bdc is
invertible so that it results
Γdc = −Edc · η (33)
where
Edc = ˜ B
−1
dc · ˜ Fdc (34)
showing that the stochastic process Γdc is linearly dependent
on process η. The autocorrelation of such a process can
easily be derived from deﬁnition
RΓdcΓdc = E

Γdc · ΓT
dc
	
= Edc · Rηη · ET
dc . (35)
Even though, in general, the autocorrelation do not com-
pletely characterize the process Γdc, it suﬃces to quantita-
tively measure the eﬀect of random tolerances.
4.2 Transient Analysis
In order to solve (29) in the general case of Γ dependent
on time, recalling that η does not depend on time, it is more
convenient rewriting it in the form
P(t) · ˙ ϕ + Q(t) · ϕ = 0 (36)
where
ϕ =

Γ
η

,P(t) =

˜ A(t) 0
0 I

,Q(t) =

˜ B(t) ˜ F(t)
0 0

(37)
and the initial conditions becomes
ϕ(t0) =

Γ(t0)
η

. (38)
In terms of the new variable ϕ(t), (36) describes a vector
stochastic diﬀerential equation in which randomness enters
only through initial condition. It must be noted that al-
though the initial condition Γ(t0) can be arbitrarily chosen,
as Γ represents a stochastic process this corresponds to es-
tablishing the statistical properties of such a process, thus
at least the autocorrelation RΓΓ (t0) has to be speciﬁed.
However at design stage this function is in general unknown
being Rηη the only function which can be estimated from
measured data on a test pattern as discussed in Sect. 2.
With this consideration in mind, this problem can be easily
solved by assuming that the initial condition Γ(t0) coincides
with a DC solution. In this way (35) can be used to deter-
mine RΓΓ (t0) provided Rηη is known. It is worth to notice
that this assumption does not restrict at all the validity of
the transient analysis of a network N since, in general, any
given initial condition can be achieved by adding a speciﬁc
circuit to the network N forcing the DC solution to match
the desired initial conditions. Thus we proceed in the solu-
tion of (36) assuming that Γ(t0) is given by (33) or, that is
the same,
ϕ(t0) =

−Edc
I

· η . (39)
Due to linearity of (36) the solution at any time t can be
put in the form
ϕ(t) = T (t)ϕ(t0) (40)
where T (t) represents a linear operator acting on the initial
condition ϕ(t0). Combining (40) with (39) gives
ϕ(t) = H(t) · η (41)
where H(t) is a matrix to be determined. The j-th col-
umn hj (t) of H(t) can be derived from (39) by assuming
the realization ηj = (0,··· ,1,··· ,0) in which the only 1
corresponds to the j-th component, thus it results
ϕj (t) = hj (t) , j = 1,··· ,bη . (42)
Once the matrix H(t) has been obtained, it is straightfor-
ward to derive the autocorrelation Rϕϕ at any time t given
by
Rϕϕ (t) = H(t) · Rηη · H(t)
T . (43)
493Table 1: Parameters values for the autocorrelation func-
tion of the random current sources Rηη.
Parameter name Value
aγ 1.3 · 10
−3
β 1
kg 0.28µm
1/Kx 170µm
1/Ky 35µm
5. A TOOL FOR THE STATISTICAL
SIMULATION OF ICs
On the basis of the theory previously developed, the tool
SiSMA (Simulator for Statistical Mismatch Analysis), im-
plementing the SMNA has been developed.
The tool uses a standard simulator (such as SPICE or any
other device level simulator) to calculate the deterministic
solution and the diﬀerential parameters at every point of
interest. Using these data SiSMA is able to perform a sta-
tistical circuit simulation evaluating all the desired elements
of the autocorrelation matrices RΓdcΓdc and Rϕϕ (t) for DC
and transient analysis respectively.
The simulator requires in addition to a netlist written in
the language of currently used simulators such as SPICE
or Spectre, some supplementary informations on the circuit
geometries and on extra stochastic parameters describing
the random current sources.
During the reading stage of the input code, SiSMA gener-
ates a symbolic description of the linearized circuit, in which
every non-linear element is substituted by a companion lin-
ear model. The parameters of such a model are derived
either from the netlist itself or from the output of the con-
ventional simulator. Besides, at the same stage the random
sources are introduced as elements of the subcircuits deﬁned
in the linearized circuit.
Once this stage has been completed, the program checks if
some deterministic constraints apply to the nodes of the cir-
cuit, as in the case of a deterministic signal source in which
the node voltages are fully correlated, for instance. When
this occurs, the resulting symbolic description is optimized
so that the number of unknowns is reduced.
At the end of the above steps, all the necessary parameters
for the statistical simulation are available. These parame-
ters, together with the output of the conventional simula-
tor, enable SiSMA to solve the stochastic linear diﬀerential
equations describing the circuits by means of a Stochastic
Ordinary Diﬀerential Equations solver (SODE solver). The
solver implements numerical algorithms for solving (35) and
(43), namely the equations that describe stochastic DC and
transient analyses respectively.
6. STATISTICAL SIMULATION EXAMPLES
Two examples of statistical circuit simulation as performed
by the tool SiSMA are presented and discussed in this Sec-
tion. Both these simulations have been achieved using the
model given by (6)–(7) for the autocorrelation function of
the random current sources, with the ﬁtting parameters
listed in Table 1. The device positions needed to evaluate
the terms [Rηη]ij of the autocorrelation matrix Rηη have
Figure 5: Schematic of the current-mode band-gap ref-
erence circuit.
Figure 6: Schematic of the op-amp employed in the
band-gap reference circuit.
been derived from the circuit layout designed with Cadence
Virtuoso.
6.1 Low Voltage CMOS Band-Gap Reference
As a ﬁrst example we consider a current-mode band-gap
reference [11], shown in Fig. 5, whose the DC behavior at
diﬀerent temperatures has been analyzed.
It is essentially made up of three matched current sources
Mpa, Mpb and Mpc, two temperature-sensitive branches
connected to nodes a and b, the operational ampliﬁer shown
in Fig. 6, and the start-up circuit built with transistors M0s,
Mns, Mps, and Mls.
The operational ampliﬁer uses two diﬀerential gain stages
(upper portion of Fig. 6), and a biasing circuit (lower por-
tion) especially designed for low-voltage operation and tem-
perature stability.
The circuit has been designed so that the I/V characteris-
tics of the two temperature-sensitive branches intersect each
other at a nominal current of about 4 µA, with a temper-
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Figure 7: Output voltage of the band-gap reference, and
its standard deviation, versus temperature. Lines are
SiSMA simulations, diamonds are Montecarlo simula-
tions.
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Figure 8: Relative standard deviation of the reference
voltage versus temperature.
ature coeﬃcient close to zero. Thus, disregarding tolerance
eﬀects on diodes and resistors, the precision of the refer-
ence voltage is related to the actual matching of the current
sources and to the operation of the ampliﬁer.
Fig. 7 shows the results of a SiSMA simulation: the solid
line is the deterministic solution with no random sources
as obtained by Spectre, while the dashed lines represent
visually the standard deviation around the nominal solution.
In the same ﬁgure, dots show the result of a Montecarlo
simulation: both the mean value and the standard deviation
are very close to the results predicted by SiSMA. The same
can be seen in Fig. 8, which shows the relative standard
deviation
p
σ2
V /hV i2 of the voltage Vref as a function of
temperature.
It is worth to notice that each point of Montecarlo analysis
has been obtained through 5000 Spectre simulations, with a
simulation time two orders of magnitude greater than that
required by SiSMA simulation.
Figure 9: Schematic of the charge pump.
6.2 CMOS Charge Pump
The second circuit simulated with SiSMA is the CMOS
charge pump [8] shown in Fig. 9. The circuit has been cho-
sen as an example of device mismatch aﬀecting transient
behavior. The charge pump is intended to be used in a
phase-locked-loop (PLL), to charge and to discharge the ca-
pacitance C0 of a loop ﬁlter when driven by a phase detec-
tor (PD). The circuit is made up of a bias circuit, shown
on the left, two current sources Mp1 and Mn1, four CMOS
pass-transistor switches, a diﬀerential ampliﬁer driven by
the digital output of the PD, and a forcing circuit to set the
DC solution, composed by Mdc, V0, Vp.
In order to evaluate the eﬀect of device mismatch, the
analysis has been restricted to the case of Up and Down sig-
nals with no phase diﬀerence. In this case, if the charging
and discharging currents supplied by Mp1 and Mn1, respec-
tively, are of equal magnitude, provided the two transistors
are perfectly matched, the voltage across C0 remains con-
stant at its initial value.
Fig. 10 shows the results of the simulation with an ini-
tial voltage of 1.65 V across C0. Continuous line represents
the nominal simulation with no tolerance random sources.
Although the transistors Mp1 and Mn1, as well as the dif-
ferential couple Mnd and Mnu, are perfectly matched the
output voltage shows a dependence on input signals due
to the input-output capacitive coupling. In the same ﬁgure
the dashed lines above and below the continuous line are ob-
tained by adding and subtracting at each instant time the
standard deviation σ(t) of the output voltage, as obtained
from statistical simulation with SiSMA.
Additionally Fig. 11 reports the relative standard devia-
tion of the output voltage as a function of time. As you can
see, due to the mismatch, the voltage across the capacitor
shows a variance that increases with time since the circuit
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Figure 10: Charge pump ﬁltered output voltage (solid
line), and its standard deviation (dashed lines above and
below) as obtained by SiSMA as a function of time.
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Figure 11: Relative standard deviation of charge-pump
output voltage as a function of time.
acts as an integrator on the current error. In the same ﬁg-
ure, dots represent the result of a Montecarlo simulation: in
this case, although the agreement is good, the curves are not
very close to each other due to strong non-linear behavior of
the circuit. Nevertheless SiSMA is able to predict the sta-
tistical behavior of the circuit with an error less than 50%,
with a simulation time two orders of magnitude lower than
that required by Montecarlo analysis.
7. CONCLUSIONS
In this paper the simulator SiSMA, for statistical mis-
match analysis of MOS ICs, has been presented.
The tool, which uses a standard simulator to calculate
the deterministic solution and the diﬀerential parameters at
every point of interest, is able to perform DC and transient
analyses.
Some simulation examples show the good agreement of
SiSMA simulations with Montecarlo analyses and the gain
(> 102) in terms of CPU time required.
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